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A b s t r a c t 
Although the sequential execution speed of logic programs has been greatly improved by 
the concepts introduced in the Warren Abstract Machine (WAM), parallel execution 
represents the only way to increase this speed beyond the natural limits of sequential systems. 
However, most proposed parallel logic programming execution models lack the performance 
optimizations and storage efficiency of sequential systems. This paper presents a parallel 
abstract machine which is an extension of the W A M and is thus capa,ble of supporting AND-
Parallelism without giving up the optimizations present in sequential implementations. A 
suitable instruction set, which can be used as a target by a variety of logic programming 
languages, is also included. Special instructions are provided to support a generalized version 
of "Restricted AND-Parallelism" (RAP), a technique which reduces the overhead 
traditionally associated with the run-time management of variable binding conflicts to a series 
of simple run-time checks, which select one out of a series of compiled execution graphs. 
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1 Introduction 
The execution speed of sequential logic programming systems has been constantly improving since 
Warren's Prolog interpreter/compiler for the DECsystem-10 [14] proved the usefulness of logic as a 
practical programming tool [11]. Pipelined architectures [16] and microprogrammed Prolog machines 
[7] seem to be approaching the lMlips (Logic Inferences per Second) line. Most of these 
implementations are based on the Abstract Machine recently proposed by Warren [17] (the "WAM") 
which has made very fast and space efficient systems possible. Yet, in order to meet the requirements of 
applications as ambitious as those contemplated in next generation computer systems, vast 
improvements in performance are still needed. The source for performance improvement beyond the 
natural limits of sequential systems is executing logic programs in parallel. 
Of the different sources of parallelism present in logic programs [4], in this paper we will study 
AND-Paral le l ism because, among other reasons, it offers promising results even for highly 
deterministic programs. Although the management of AND-Parallelism has traditionally involved 
excessive run-time overhead, we hope to show throughout this paper that it can in fact be implemented 
very efficiently by applying similar techniques to those brought by the W A M to the sequential logic 
programming implementation arena. We will present an abstract machine capable of AND-Parallel 
execution while still supporting most of the optimizations present in current sequential systems. Its data 
areas, registers, operation, and instruction set will be described. The high overhead previously 
associated with the resolution of variable binding conflicts [5] will be greatly reduced in this model by 
providing special instructions to support a generalized version of Restricted AND-Parallelism (RAP) 
[6] [10]. However, other approaches can also be supported with the same basic instruction set. 
Organization of the paper is as follows: in the next section we will explain the problems associated 
with variable binding conflicts and R A P will be presented as an efficient technique for detecting and 
dealing with them. In the following section we will review some of the concepts introduced by the 
W A M . We will then describe the extended AND-Parallel abstract machine, specifying data areas, 
instructions, and operation. An example of compiled parallel code will be fully commented on in order to 
further clarify the function of each instruction. Finally we will present some conclusions and suggestions 
for future work. 
2 Towards AND-Parallelism: resolving binding conflicts 
Consider the following clause: 
c h i l d ( X , Y , Z ) : - f a the r (Y .X) , mother(Z,X). 
During the resolution of a query of the form "? : - c h i l d (X, p e t e r , mary) . " we cannot go ahead 
and evaluate " f a t h e r ( p e t e r , X) " and " m o t h e r (mary ,X) " in parallel (AND-Parallelism) because 
they will independently find a value for X but both values may not be the same, as needed by the 
semantics of the clause: a "binding conflict". The simplest course of action in this case is simply to 
evaluate the goals involved sequentially, with conventional backtracking. 
Many approaches have been proposed in order to detect and deal with these variable conflicts either at 
compile-time or at run-time. In some of them the user is required to annotate some variables or goals in 
the program in order to identify goals as "readers" or "writers" for each variable. This and other 
techniques are used in Concurrent Prolog [15], Parlog [2], IC-Prolog [3], Delta-Prolog [13] etc. Other 
approaches attempt to solve binding conflicts without variable annotations and with minimal (or no) 
information from the user, using either a complex run-time system (such as Conery's [5]) or an extensive 
compile-time analysis (such as Chang's S D D A [l]). 
Restricted And-Paral le l i sm ("RAP") [6] is a technique which deals with these conflicts by 
combining a compile-time analysis of the clauses involved, with simple checks on variables at 
run-time. While analyzing the example above, a R A P compiler would find that " f a t h e r (Y,X) " and 
"mother (Z,X) " cannot in general run in parallel, but that it is possible to execute them concurrently 
if the clause happens to be called with the first argument (X) being "ground" (i.e. fully instantiated), 
and the other two (Y and Z) being independent (i.e. they do not "share"). This information can be 
encoded in the form of a "Conditional Graph Expression" (CGE), and the clause rewritten as shown 
below. This "rewritten" clause can represent a clause which was annotated by the user and/or an 
2 intermediate step of the compiler if it is capable of performing the analysis described above : 
c h l l d ( X , Y , Z ) : - ( ground(X), indep(Y.Z) I fa ther(Y.X) ft mother (Z,X)) . 
The declarative semantics of the clause above remains identical to that of the original clause, but the 
procedural semantics is now: 
• Try to unify " c h i l d ( X , Y , Z ) " with the calling goal. If successful, 
• Check if "X" is ground and if "Y" and "Z" are independent. In that case, start execution of 
"f a t h e r (Y,X) " and " m o t h e r (Z,X) " in parallel. 
• If the checks fail, execute " f a t h e r ( Y . X ) " and "mother (Z,X) " sequentially. 
Note that the definition and syntax of RAP and CGEs are slightly different than DeGroot's. CGEs are 
shown here embedded within the original clause. See [10] for more details. 
Thus, the C G E embedded within the clause above can generate (depending on the result of the 
"checks" at run-time) two execution graphs: a sequential and a parallel one. Nesting of Conditional 
Graph Expressions can generate more complicated execution graphs, and the run-time system, while 
executing the CGE, will select different branches of the graphs depending on the results of the checks. 
It is interesting to compare R A P to other related solutions: Conery's approach would perform all the 
binding conflict analysis at run-time, with very high execution overhead, while Chang's would perform a 
data dependency analysis at compile-time but it would only select the worst of all possible cases due to 
the lack of run-time checks. The R A P compromise between run-time and compile-time analysis thus 
appears as a good choice for implementation and some instructions in the parallel abstract machine will 
be tailored to support it. However, we believe that the design of the machine and its instruction set is 
general enough that it can be used as a target by other approaches with only minor modifications. 
Backtracking in AND-Paral le l Execution 
In DeGroot's model, only the forward execution semantics was specified. However, a backward 
execution semantics is clearly also needed for any implementation. The subject of backtracking in 
AND-Parallel systems is discussed in [10]. For the sake of completeness we include the following 
algorithm, taken from [10]. It turns out to be very simple to implement at the abstract machine level, 
and it offers restricted intelligent backtracking with very little overhead: 
• Forward Execution: During forward execution, leave a choice point marker fCPMj 
at each choice point (traditional sequential mode) and a parallel call marker ( P C M j 
at each CGE which evaluates to true (i.e. each C G E which can actually be executed 
in parallel). Mark each P C M as "inside" when it is created, trigger the parallel 
resolution of the C G E goals, and change the P C M mode to "outside" when all 
those goals report success. 
• Backward Execution: When failure occurs, find the most recently created marker 
(PCM or C P M j . Then: 
o If the marker is a CPM, backtrack normally (i.e. as in sequential execution) to 
that point. 
o If the marker is a P C M and its value is "inside", cancel ("kill") all goals 
inside the C G E , fail (i.e. recursively perform the Backward execution). 
o If it is a P C M and its value is "outside ", find the first goal, going right to 
left in the C G E , with pending alternatives which succeeds after a 'redo ", and 
then "restart" all goals in the CGE "to its right" in parallel. If no C G E goal 
is found to succeed in this manner, fail (i.e. recursively perform the Backward 
execution). 
3 A n A b s t r a c t Mach ine for A N D - P a r a l l e l i s m 
Although logic programs can present considerable opportunities for AND-Parallelism, there are always 
code segments requiring sequential execution. A system which can support parallelism while still 
incorporating the performance optimizations and storage efficiency of current sequential systems is thus 
highly desirable. This is the approach taken in our design: to support forward and backward execution 
of AND-Parallel programs through mechanisms which are extensions to the ones used in a high 
performance Prolog implementation: the W A M . This has several advantages: first, sequential 
This is obviously an arbitrary choice, but it is a simple way of keeping track of which goals have been 
"redone", in order to make sure that all "tuples" are generated. Also note that only goals which have alternatives 
(i.e. had a choice point available after return) need to be sent a redo. 
execution is still as fast and space efficient as in the high performance Prolog implementation (modulo 
some minimal run-time checks). Second, the model is offered in the form of extensions, which are fairly 
independent, in spirit, of the peculiarities of that implementation. Therefore, the approach described 
here is applicable to a variety of compilation/stack based sequential models. Finally, the upward 
compatibility with W A M code makes it possible for a sequential program to run without modification 
on a single processor, and to make use of existing compiler technology. 
3.1 Implementing Sequential Logic: t h e Warren A b s t r a c t Mach ine 
The Warren Abstract Machine (WAM) [17] is a remarkably efficient execution model coupled with a 
host of compilation techniques leading to one of the highest performance implementations of Prolog 
today. The ideas it incorporates are believed to be a major breakthrough in the design of computational 
logic systems [12]. Lack of space prevents us from fully describing the W A M here. Instead we will only 
point out those basic concepts which are necessary for the understanding of our extensions. For a 
complete description of the W A M the reader is referred to Warren's original SRI report [17] or to the 
tutorial on the W A M available from Argonne Labs [8]. 
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Figure 1: Data areas and registers for the W A M 
Figure 1 shows a general view of the data areas of the W A M . They include the Code area, which 
contains the program in compiled form, and three areas operated as stacks: 
• The Heap: where data structures and long-lived global variables are created, updated, and 
discarded (upon backtracking). Structure copying (rather than structure sharing) is used in 
the Heap: new structures are pushed on to the Heap explicitly, as modified copies of old 
ones. 
• The Stack: which contains two types of objects: environments and choice points. 
o An environment is pushed on to the Stack every time a clause is entered . It contains 
a number of value cells which are used to store variables which can be accessed by the 
goals within the body of the clause or by children clauses called by these goals. It also 
contains some continuation information which is equivalent to the return address in a 
subroutine call: it points to the instruction in the body of the calling clause where 
execution will continue after the called clause finally succeeds. Environments which 
are no longer needed (for example before the last call in a clause) can be discarded 
("last call optimization"). 
o A choice point is pushed on to the Stack when the first clause of a set of alternative 
clauses is entered. It contains all necessary information to restore the state of the 
machine and a pointer to the next alternative clause. Upon failure, backtracking is 
accomplished by simply finding the last choice point in the Stack (pointed to by 
register B), reloading all machine registers from its contents, and restarting execution 
at the alternative clause. Resetting the registers takes care of discarding the top of the 
Heap and Stack (i.e. discarding variables and structures created since the choice point), 
but there will still be one detail left: we might have done some variable instantiations 
deeper in the data areas which need to be undone upon backtracking. This is taken 
care of by 
• The Trail: where variable instantiations which need to be undone are recorded. These entries 
are used on backtracking to restore the corresponding variables to "uninstantiated". This is 
called "detrailing" or "unwinding" the Trail. 
In addition to the data areas (Code/Stack/Heap/Trail) there are other elements in the design of the 
W A M : a number of argument registers (called A or X registers) are used for passing arguments when a 
procedure (i.e. a collection of clauses with the same head functor and number of arguments) is called. 
There is also a small "Push-Down List" (PDL) which is used by the recursive general purpose 
unification routine. 
Prolog programs are compiled into a series of instructions which perform different operations on the 
above mentioned areas. In order to broadly describe the function of some of these instructions, we will 
follow a normal procedure call ("goal invocation") sequence: the first step involves loading the 
argument registers (Al through An, where n is the number of arguments in the call -the Arity of the 
procedure) with the appropriate values; "put" instructions are used for this purpose. The procedure is 
then called ("call/execute" instructions). Upon entry into a procedure, a choice point is created if it has 
more than one alternative ("try" instructions) and then each of the terms in the head of the clause is 
unified ("get/unify" instructions) with the corresponding argument loaded in (or pointed to by) the 
argument register. If unification does not succeed, failure occurs and backtracking to the last choice 
point will occur as described above. "Get" instructions are basically used to encode at compile-time 
cases where unification defaults to a simple assignment or a set of very simple determinate steps. 
Because the main activity of a Prolog program is centered around unification of goals with candidate 
clauses, the simplification of this step results in important performance improvements. 
The W A M offers many other features designed towards improving speed and space economy, such as 
This is really only true if the clause has "permanent variables". 
retrieval of all used space upon backtracking, last call optimization, "environment trimming" etc. 
Instructions are also provided for supporting the technique of indexing the clauses based on the first 
argument. This reduces the number of alternatives to be tried and has an important role in improving 
execution speed and detecting determinate cases. 
3.2 Extending the W A M for Parallel Execution 
Several issues have to be taken care of in order to extend the sequential W A M for AND-Parallel 
execution. Support has to be provided for the forward execution semantics described in section 2: upon 
arrival at a parallel call, some scheduling mechanism has to assign available work (i.e. the parallel goals) 
to the available processors. Also, some data structure has to be provided to keep track of the state of 
execution of parallel siblings. Of course, this has to be done in an as efficient and unobtrusive as 
possible way, so that all the performance advantages of the W A M are retained. Figure 2 shows one 
processor of the Restricted AND-Parallel Abstract Machine . Clearly, each "processor" is equivalent to 
a standard W A M except for the addition of a "Goal Stack" and the inclusion of "Parcall Frames" in 
the local Stack, together with environments and choice points. These additions will be described in the 
rest of this section. 
Support also has to be provided for the backward execution algorithm being used. Because of space 
limitations, in this paper we will be mainly concerned with forward execution. However, the basic 
elements for local goals first backtracking [10] are also included in the description for reference. 
3.2.1 The Goal Stack 
As seen in figure 2, each processor has a private Goal Stack (pointed to by GS) where goals which are 
ready to be executed in parallel can be pushed on to. Each entry in the Goal Stack is called a Goal 
Frame. A Goal Frame contains all necessary information for remote execution of the goal. In particular, 
it contains the following items: 
• P r o c e d u r e _ n a m e : points to the first instruction of the procedure to be executed. 
• P ( l ) , . . . , P ( n ) registers: Parameter Registers. They are a copy of the n argument registers 
for the procedure. 
• # o f parameters: this cell contains "n", the Arity of the procedure. 
• Parcall Frame Pointer (EPF): identifies which Parcall Frame this goal corresponds to. 
• Slot # : identifies which slot in the Parcall Frame this goal corresponds to. 
When a parallel call (a C G E whose "checks" succeed) is arrived at, all goals can be pushed on to the 
Goal Stack. Then a goal can be "stolen" from this stack by a "remote" processor, which will copy the 
parameter registers into its argument registers, load P with the address of "Procedure_name", and 
start execution from there. A goal can also be picked up from its own Goal Stack by the local 
processor (the one which just pushed it there), using the same technique. 
3.2.2 The Parcall Frame 
Entries in the Goal Stack completely disappear after they are "picked up" by remote processors. An 
additional data structure is thus needed in the local processor in order to: 
1. keep track during forward execution of the parallel activities of the children processors which 
"picked up" the goals inside a parallel call, 
In this paper we will assume one process per processor for simplicity. 
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Figure 2: Data areas and registers for one processor of the Extended R A P - W A M 
2. select the appropriate actions during backtracking. 
We will call this structure a "Parcall Frame". One Parcall Frame is created for each parallel call. 
For each goal available for execution in parallel (i.e. for each goal pushed on to the Goal Stack) within 
this parallel call, there is one slot in the Parcall Frame. Each one of these slots has the following fields: 
• Process Id.: this field contains the id. of the processor which picked up the corresponding 
goal. If it was the local processor, this field is marked accordingly ("*") . 
• Completion Status: this is a one bit field, set by the corresponding processor when it 
returns, marking whether it still has alternatives or not. 
• Ready /NotReady: this is also a one bit field, used (by the "check_ready" instruction) to 
select the goals that are actually going to be pushed on to the Goal Stack. It is used when 
6If "local goals first" backtracking is used, the order in which the goals are picked up also has to be stored. A 
simple way of doing this is by recording the current value of the outgoing goals counter described below. 
only some of the goals inside a parallel call need to be scheduled, as is the case during 
forward execution after backtracking. When a Parcall Frame is created, all Ready bits in 
all slots are initialized to ready. 
In addition to a variable number of "slots", some fixed entries are needed in the Parcall Frame: 
• # of goals still to schedule: this cell is initialized to the number of goals to be executed in 
parallel. Each time the local or remote processors take a goal from the Goal Stark this 
number is decremented. 
• # of goals to wait on: this cell is incremented by a remote processor when it "steals" a 
goal from the local Goal Stack. It is decremented every time a processor returns with 
success. 
• Total # of slots in the Farcall Frame: determines the size of the Parcall Frame. 
• Put instructions pointer (PIP): this cell contains the address of the first instruction of 
the first goal in the parallel call and is used to start pushing goals again on to the Goal 
Stack after backtracking. This time though, only those goals whose Ready field is set will be 
pushed, since all others are skipped by the "check _rea.dy" instruction in front of them. The 
backtracking algorithm determines which Ready bits are to be set (i.e. which goals will be 
restarted) and reinitializes the values of the first two cells above to the appropriate value. 
• Status: this cell marks wdiether execution of the parallel call corresponding to this Farcall 
Frame has already been completed once ("outside" status) or the first pass is still going on 
("inside" status). This is used to select the type of backtracking [10]. 
• GS' (, . . . ) : the top of the Goal Stack upon entry to the parallel call is saved in this cell so 
that it can be restored during backtracking . 
• B P F : this is a pointer to the previous Parcall Frame used to reset P F when the current 
Parcall Frame is discarded as a result of backtracking. 
• CEPF: continuation EPF . The value of E P F before this Farcall Frame is created is saved 
here. It is used to reset E P F after exiting the parallel call. 
Parcall Frames are just one more type of object which resides in the local Slack, together with 
environments and choice points. P F is an extra machine register which always points to the last 
Parcall Frame, i.e. the one which will be used for backtracking in the event of failure [10] (much in the 
same manner as B always points to the last choice point). E P F in turn, always points to the current 
Parcall Frame, i.e. the one being used for the management of scheduled goals. 
3.3 General Operation of the Extended R A P - W A M 
As stated before, each "processor" (figure 2) is equivalent to a standard W A M with a complete set of 
registers and stacks. This includes the new "Goal Stack" and the addition of "Farcall Frames" to 
environments and choice points in the local Stack. Note that there is also a new pointer into the Code 
area ( C F A --"Check fail address") which points to the code which should be executed if the conditions 
in the C G E fail, i.e. the sequential code. 
Depending on the particular type of backtracking strategy being used, other backtracking information may 
also be saved (see [10]). 
As soon as processor "steals" a goal (a Goal Frame) from another processor's Goal Stack, it will start 
working on it by loading its argument registers from the parameter registers in the Goal Frame and 
fetching instructions starting at the location (procedure address) received. The local stacks will then 
grow (and shrink) as indicated by the semantics of the standard W A M instructions it is executing. It 
will be the "local" processor for this instruction stream and its data areas will be the "local Stack", 
"local Heap", and "local Trail", etc. Note though, that the environments in its local Stack and the 
data structures in its local Heap will contain references to the data areas of ancestor processors. The 
character of these references will vary depending on the memory organization used in the underlying 
architecture (i.e. from absolute addresses for uniform addressing space, shared memory architectures to, 
for example, Pid./remote-address pairs for non-shared memories). Also note that although there might 
be reading conflicts (two or more processors trying to read the same memory location), there can be no 
writing conflicts if the C G E ' s have been generated correctly! The ill-effects of reading conflicts on 
performance are much easier to avoid than those of writing conflicts, for example by using multiported 
memories and/or data caching. Also all synchronization is guaranteed by the wait instructions marking 
parallel call boundaries. This will become more clear after the instruction set has been introduced and 
an example commented on, but it shows how all program or data dependent control and synchronization 
issues are concealed within the semantics of the C G E ' s . 
Execution obviously differs from normal W A M execution when a parallel call is reached. In this case, 
a r'arcall Frame is created in the local Stack and its goals are pushed on to the Goal Stack, ready to be 
picked up by the local processor or other remote processors. These remote processors will in turn work 
on their assigned goals growing their own stacks with references to ancestor stacks. Eventually all 
dependents of the processor we are looking at will terminate and, if no failures occur, success will be 
reported to the parent. However, there may be some entries (i.e. choice points, if the goal still has 
alternatives) left in the local Slack, some data structures in the local Heap that ancestors need to access 
(the "output" of the procedure), and also some entries in the Trail. This is left this way, and when the 
o 
next goal is received its data structures can be grown above these . This space is only retrieved upon 
local failure, or if a kill message is received from the parent processor (because of a failure there or in 
some other related processor), much in the same way as in the sequential W A M . 
Note that if an appropriate ordering of events is chosen (for example, if processors which still have 
underlying Slack or Heap segments only take goals from siblings of their last goal or their dependents) 
then a kill message necessarily always refers to the last goal executed (i.e. to the last set of structures on 
the Stack) and space is always retrieved from the top of the Stack or Heap as in the sequential model. 
Local unwinding of the 'Trail will undo any bindings done outside the local data areas. This unwinding 
of the distributed Trail is done completely in parallel by all the AND-siblings which receive "kill" 
messages. Also note that with the above mentioned ordering of events, a "redo" message, when 
received, always refers to the last choice point in the local Stack and it can be executed just as if a local 
failure had occurred! 
3.4 T h e E x t e n d e d R A P - W A M Ins t ruc t ion Set 
In the current version, all W A M instructions are supported in addition to the new instructions 
implementing AND-1'arallelism, but we will not list the W A M instruction set here since it is widely 
available. Note how, although "check" instructions are somewhat particular to the implementation of 
R A P , all other instructions could be used in any AND-Parallel system. 
Note that the current pointers into the data areas should be saved at this point (sec section 3.6), in order to 
detect, for example, goal failure (i.e. B < top of the stack when the goal was "picked up") 
3.4.1 Check Instructions 
Check instructions are used to encode the "conditions" in a C G E . Two types of checks' ("ground" 
and "independent") and a branch instruction are provided. Note that by combining these, any kind of 
disjunctions or conjunctions of checks on any number of variables can be expressed: 
check _ me else Label 
• load check failure address with Label (CFA=Label ) . 
check ground V n 
• dereference register Vn and check to see if its contents are ground. If so, continue with next 
instruction; otherwise P = C F A (i.e. branch to Check Failure Address). 
check _ independent V n , V m 
• dereference Vn and Vm. If they are independent, next instruction; otherwise P=^CFA. 
3.4.2 Goal Scheduling Instructions 
These are the instructions used for pushing goals with their arguments on to the Goal Stack and for 
picking up these goals in the local processor: 
push _ call Procedure n a m e / A r i t y , S l o t # 
• request exclusive access to Goal Stack; push on to the Goal Stack: "Procedure_name", 
registers A . . , A . .. ., ...A., "Arity" ("n"), Slot# (i.e. offset from E P F for the slot 
corresponding to this goal), and current E P F pointer; release access to Goal Slack. 
The arguments should be first loaded into the argument (A) registers using normal "put" instructions 
(as for a conventional "call"). Then, they will be transferred in one block to the Goal Stack with the 
push call instruction. This eliminates the need for new "put" instructions and minimizes the time the 
Goal Stack is locked. 
pop _ pending _ goal 
• if no goals are pending to be scheduled ( " # of goals to schedule" in Parcall Frame = 0),continue 
with next instruction; else pop a goal from the local Goal Stack. 
This instruction is used by the local processor to pop a goal from its own Goal Stack for local 
execution. The corresponding slot in the Parcall Frame (as indicated by "Slot # " in the Goal Frame) 
is marked as "local" and the arguments are popped back from the Goal Stack to the local argument 
registers. Then P is loaded with the address of "Procedure__name" and execution continues from there. 
The continuation for forward execution is set to return to this instruction, so that when this goal finally 
succeeds, the next one can also be popped from the Goal Stack. This process continues until there are no 
more goals left ( # of goals to schedule = 0). The next instruction is then executed. 
3.4.3 Control Instructions 
These instructions take care of the control issues involved in a parallel call: creating and deleting 
Parcall Frames, selecting the goals to schedule and waiting for children to report results. 
DeGroot's algorithms can be used to efficiently perform the checks. Note that any "conservative" algorithm 
can be used, i.e. one that never declares two dependent variables as independent although it may give up on 
complicated terms or long dereferencing chains. 
allocate _ p c a l l frame # of slots,M 
This instruction creates a properly initialized Parcall Frame in the local Stack with the correct 
number of slots. M, the number of "permanent variables" still needed in the environment is used to 
extend the concept of environment trimming. E P F and P F now point to the top of the stack. 
check ready S l o t _ # , L a b e l 
• Check that slot in E P F . If not ready, jump to Label; else, continue with next instruction. 
Check_ ready instructions are used to skip those goals whose slots are marked as "NotReady" in the 
Parcall Frame so that they are not pushed on to the Goal Stack. This is useful during backtracking, as 
only some of the goals inside a parallel call may need to be restarted after failure. 
wait _ on siblings 
• wait until " # of goals to wait on" in current Parcall Frame is 0; then, restore E P F from 
the Parcall Frame ( E P F = C E P F ) , change status to "outside" (if it is "inside"), and go 
on to next instruction. 
An extension of last call optimization can be implemented in the wait on_siblings instruction by 
discarding the current Parcall Frame ( P F = B P F ) if all slots in it are either "local" or they have no 
alternatives: the frame is not needed in these cases because there are no goals to backtrack into inside it. 
However, the Pid's of the processors involved should be "trailed" so that the necessary "unwind" 
messages are sent to them during backtracking. 
3.5 An Example 
This example illustrates the code generated by the compiler for a simple clause. The comments 
provided explain the operation of the instructions involved. Suppose this is the original "Prolog" clause 
as written by the user in the source program : 
f (X ,Y ,Z) : - a(X,Y), b(X,Y), c(X,Y), d(X,Y,Z), e(X,Y,Z) . 
The Graph Expression generated by the compiler after its analysis might be: 
f (X ,Y ,Z) : - a(X,Y), (ground(X.Y) I b(X,Y) & c(X,Y) & d (X,Y,Z)) , e(X,Y,Z) . 
Obviously, in this graph expression it is expected that a will ground X and Y. In this case, 
"ground (X,Y) " will succeed and then b, c, and d can run in parallel. Otherwise they will run 
sequentially and the annotated clause will execute the same instructions as the original one would have 
in a conventional system. The code that the compiler would generate for the clause above follows. Since 
there is in general no point in pushing all goals in the parallel call on to the Goal Stack (the local 
processor is going to pick one up immediately) one of them (d) is called locally without going through 
the Goal Stack. In order to understand the first part of the example, note that at the point of entering 
this code the calling procedure has already loaded registers A., A„, and A , with the arguments for f: 
f/3: I (Entry point for procedure f) 
allocate I Push an environment on to the stacK. It will 
I have space for "X"(Y3), "Y"(Y2) and "Z"(Y1) 
I HEAD INSTRUCTIONS: f(X,Y,Z):- ... 
get_variable "X",A1 I X <- (Al) Unify (Just "get" in this case) the 
get_variable "Y",A2 I Y <- (A2) arguments (X,Y,Z) from the parameter 
get variable "Z",A3 I Z <- (A3) registers into the environment. 
This clause is purposedly chosen so that the code generated is as simple as possible (no "unsafe variables", no 
special unification instructions) in attention to the reader with no previous exposure to WAM code. Also some of 
the instructions are obviously unnecessary but leaving them there makes it easier to visualize the structure of the 
code. 
put value "X",A1 
put_value "Y",A2 
call a/2,3 
check_me_else SEQ_CODE 
check ground "X" 
check_ground "Y" 
allocate_pcall_frame 2,3 
IP: 
checkready 2,PUSH_C 
put_value "X",A1 
put_value "Y",A2 
push_call b/2,2 
PUSH_C: 
checkready i.CALLD 
put value "X",Al 
put value "Y",A2 
push_call c/2,1 
CALL_D: 
putvalue "X",A1 
put value "Y",A2 
put value "Z",A3 
call d/3,0 
pop_pendlng_goal 
walt_on_slbllngs 
execute CALL E 
SEQ_CODE: 
putvalue "X",A1 
put_value "Y",A2 
call b/2,3 
put_value "X",A1 
put_value "Y",A2 
call c/2,3 
put 
put 
put 
call 
E: 
put 
put 
put 
value 
value 
value 
d/3. 
value 
value 
value 
deallocate 
execute e 
"X 
"Y 
"Z 
3 
Y3 
Y2 
Yl 
/3 
,A1 
,A2 
,A3 
Al 
A2 
A3 
BODY INSTRUCTIONS: . .. :- a(X,Y), ... 
(X) -> Al Load argument registers from the 
(Y) -> A2 environment for a. 
Call a. 
... ( ground(X.Y) i ... 
Set the address to branch to in 
case the conditions fail (CFA). 
X ground? if not go to SEQCODE 
Y ground? if not go to SEQCODE 
The checks succeeded: parallel execution. 
First, create a Parcall Frame in the stack with 
2 slots (slot 1 for c, slot 2 for b) 
(3 is # of perm. vars. -used for env. trimming) 
... I b(X,Y) * . . . 
See if slot 2 in Parcall Frame (i.e. "b") is 
ready (always true except when backtracking); 
else, jump to PUSHC (skip this goal) 
(X) -> Al Load argument registers from the 
(Y) -> A2 environment for b. 
Push call to "b" with its arguments on to Goal 
Stack (it can now be "stolen" by another proc.) 
... ft c(X,Y) ft ... 
(same as b above) 
... ft d(X,Y,Z) ) ... 
(X) -> Al Load argument registers from the 
(Y) -> A2 environment for d. 
(Z) -> A3 
"d" is executed locally (normal call) 
If no goals are pending, next instruction; 
else execute remaining goals locally. 
Wait until all "remote" goals in the 
Parcall Frame have returned. 
Go on to execute "e" (CALL E ) . 
Checks failed: sequential execution. 
(X) -> Al Normal WAM code for executing b, 
(Y) -> A2 c, and d sequentially. 
call "b". 
(X) -> Al 
(Y) -> A2 
call "c". 
(X) -> Al 
(Y) -> A2 
(Z) -> A3 
call "d". 
"Normal" WAM call to "e 
(X) -> Al 
(Y) -> A2 
(Z) -> A3 
Discard environment 
Execute "e" . 
last call optimization. 
3.6 Other Non-Instruction Related Actions: fai l / ki l l / redo ... 
In addition to the operations associated with particular instructions, each processor has to support 
other actions resulting from exceptions such as messages arriving from other processors or failure. 
These actions obviously differ somewhat from the corresponding ones in a sequential implementation. 
Due to space limitations we will only sketch some of them in this section: 
• failure: in the Restricted AND-Parallel Abstract Machine, there arc several cases of 
backtracking depending on the origin of the failure (the local processor or one of the remote 
processors) and also on the state of the computation (" inside" vs. "ou t s ide" backtracking) 
• 10]- However, thanks to the existence of Parcall Frames, the operations involved remain 
similar to those in the sequential implementation: local failure is treated in the same way 
as in the W A M unless the "last" choice entry on the Slack is a Parcall Frame ( P F > B) 
in which case the backtracking algorithm is applied to it, in order to select the goals to be 
"killed" or "restarted". Remote failure, i.e. failure coming from a different processor, 
basically involves undoing all local work done since the Parcall Frame associated with the 
failed goal was pushed on to the Stack (sending "kill" or "unwind" messages to all remote 
slots in Parcall Frames above it), and applying the backtracking algorithm to that Parcall 
Frame- These actions are explained in more detail in [9| and [10]. 
• kill: kill is a message which can arrive from the parent processor indicating that the goal 
being solved in the local processor is not useful any more and should be discarded: reset all 
registers to goal invocation point (i.e. throw away everything since execution of the goal was 
sta.rted), unwind the Frail until the last goal invocation point (i.e. undo all bindings in 
ancestors), reinitialize, go to idle. If there are any Parcall Frames in the Stack, all Pid.'s in 
non-local slots in them have to be sent kill messages also. Note how the values of all 
pointers before a goal is received (entries can still remain in the Stack or Heap from previous 
goals) have to be saved in order to do this. This remains an implementation issue but it can 
be solved using a small independent push-down list or "input goal markers" in the Stack. 
• redo: redo is also received from the parent processor after reporting a solution which had a 
choice point available (i.e. after reporting "success with alternatives"). It is executed just as 
if local failure had occurred: go to the first choice point (or P F ) on the Stack, continue with 
next alternative. 
• unwind: this message is sent by the parent when backtracking, to a processor without 
alternatives but with a segment of the Frail pending. The Frail is unwound and the Heap is 
flushed to the point before the goal was received. 
4 Conclus ions 
In the previous sections we have presented an AND-Parallel Abstract Machine level execution model 
for logic programs, based on combining the techniques used in the W A M with the advantages of R A P 
in dealing with variable binding conflicts. The same abstract machine and basic instruction set could 
also support with minor modifications many other AND-Parallel models and serve as a target for 
compilation of a variety of logic programming languages. 
We feel that other solutions previously proposed lack the potential for storage efficiency and 
performance improvement that the Warren Abstract Machine has brought to the sequential logic 
programming arena. Conversely, we argue that this model is an attractive vehicle for the 
implementation of AND-Parallelism: the compatibility with conventional W A M code makes sequential 
speed almost identical to that of the W A M and permits the use of current W A M compiler technology. 
Simultaneously, most W A M optimizations are still supported, even during parallel execution. Also, a 
form of restricted intelligent backtracking is provided with virtually no additional overhead. "Soft" 
degradation of performance with resource exhaustion and user-transparent distributed control are 
attained as well. 
The description in this paper has dealt mainly with forward execution at the abstract machine level. 
We have also covered other areas of the design, such as the backtracking algorithm [10], goal scheduling 
and memory management issues, and a more detailed system architecture. These results will be 
reported elsewhere. The reader can find more specific information regarding some of these subjects in 
[9j. Still, there are many areas in which work remains to be done, both in depth (i.e. further 
specification and implementation of the design) and breath (i.e. inclusion of other types of parallelism, 
support for a more sophisticated database interface etc.). Issues of interest which we are currently 
investigating are: a backtracking scheme which preserves the conventional ordering of alternatives, 
optimizations for determinate execution, development of better heuristics for the automatic generation 
of C G E ' s , and treatment of cut and other side effects, etc. 
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